



COPY OF PAPERS
ORIGINALLY FILED

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Kinsman et al.

Serial No.: 09/538,684

Filed: March 30, 2000

For: VARIED-THICKNESS HEAT SINK
FOR INTEGRATED CIRCUIT (IC)
PACKAGES AND METHOD OF
FABRICATING IC PACKAGES

Examiner: D. Graybill

Group Art Unit: 2814

Attorney Docket No.: 3056.1US (96-803.1)

CERTIFICATE OF MAILING

I hereby certify that this correspondence along with any attachments referred to or identified as being attached or enclosed is being deposited with the United States Postal Service as First Class Mail (under 37 C.F.R. § 1.8(a)) on the date of deposit shown below with sufficient postage and in an envelope addressed to the Commissioner for Patents, Washington, D.C. 20231.

April 2, 2002
Date of Deposit

Signature of registered practitioner or other person having reasonable basis to expect mailing to occur on date of deposit shown pursuant to 37 C.F.R. § 1.8(a)(1)(ii)

Deidra Pfeil
Typed/printed name of person whose signature is contained above

AMENDMENT

Box AF
Commissioner for Patents
Washington, D.C. 20231

Sir:

This amendment is in response to the Communication dated March 15, 2002 whose initial period of response is set to expire on April 15, 2002.

RECEIVED
MAY 10 2002
TECHNOLOGY CENTER 2800

IN THE CLAIMS:

Please note that all claims currently pending and under consideration in the referenced application are shown below, in clean form, for clarity.

A marked-up copy of the amended claims is set forth in Appendix A attached hereto.

Please amend the claims as follows:

1. (Three Times Amended) An integrated circuit package comprising:

a package body;


an integrated circuit die positioned within the package body;


a lead frame including a plurality of leads having portions enclosed within the package body that connect to the integrated circuit die, the plurality of leads having portions enclosed within the package body forming an area; and

an electrically conductive heat sink positioned at least partially within the package body with a surface of a first portion of the heat sink facing the lead frame in close proximity to a substantial part of the enclosed portion of at least eighty percent of the area formed by the plurality of leads of the lead frame having portions enclosed within the package body and with a die-attach area on the surface of the first portion of the heat sink attached to the integrated circuit die, a second portion of the heat sink projecting away from the first portion of the heat sink under the die-attach area and the integrated circuit die, the heat sink coupled to one of a signal voltage and a reference voltage so the heat sink operates respectively as a signal plane and a ground plane for the plurality of leads of the lead frame.

2. (Twice Amended) The integrated circuit package of claim 1, wherein the package body includes one of a transfer molded plastic package body and a preformed ceramic package body.

3. (Twice Amended) The integrated circuit package of claim 1, wherein the integrated circuit die includes one of a Dynamic Random Access Memory integrated circuit die, a Static Random Access Memory integrated circuit die, a Synchronous Dynamic Random Access Memory integrated circuit die, a Sequential Graphics Random Access Memory integrated circuit die, a flash Electrically Erasable Programmable Read-Only Memory integrated circuit die, and a processor integrated circuit die.

 4. (Twice Amended) The integrated circuit package of claim 1, wherein the lead frame includes one of a peripheral-lead finger lead frame, a Leads Over Chip lead frame, and a Leads Under Chip lead frame.

 6. (Twice Amended) The integrated circuit package of claim 1, wherein the heat sink is coupled to the reference voltage through one of a wirebond, a conductive adhesive, and a welded connection.

7. (Amended) The integrated circuit package of claim 1, wherein the heat sink is electrically isolated from the lead frame.

8. (Amended) The integrated circuit package of claim 1, wherein the heat sink is positioned only partially within the package body.

9. (Three Times Amended) The integrated circuit package of claim 1, wherein the heat sink is coupled to a printed circuit board outside the package body thereby coupled to one of a signal voltage and a reference voltage.

10. (Amended) The integrated circuit package of claim 8, wherein the second portion of the heat sink projects substantially to one of a top and a bottom of the package body.

11. (Twice Amended) The integrated circuit package of claim 1, wherein the heat sink is positioned within the package body with the surface of its first portion in close proximity to substantially all of the enclosed portion of each of the plurality of leads of the lead frame.

12. (Amended) The integrated circuit package of claim 1, wherein the heat sink is positioned within the package body with its first portion extending substantially to at least one side of the package body.

14. (Amended) The integrated circuit package of claim 1, wherein the first and second portions of the heat sink are integral with one another.

15. (Amended) The integrated circuit package of claim 1, wherein the first and second portions of the heat sink comprise separate parts.

16. (Amended) The integrated circuit package of claim 1, wherein the heat sink comprises a plurality of parts, each forming a portion of both the first and second portions of the heat sink.

17. (Amended) The integrated circuit package of claim 1, wherein the surface of the first portion of the heat sink includes a recess in which the die-attach area is located.

18. (Amended) The integrated circuit package of claim 1, wherein the heat sink has locking holes therein for locking the heat sink in the integrated circuit package.

19. (Amended) The integrated circuit package of claim 1, further comprising an adhesive attaching the lead frame to the heat sink.

Q3 20. (Amended) The integrated circuit package of claim 1, wherein the integrated circuit package comprises one of a Vertical Surface Mount Package, a Small Outline J-lead package, a Thin Small Outline Package, a Quad Flat Pack, and a Thin Quad Flat Package.

Sub E1
Q4 22. (Three Times Amended) An electronic system comprising an input device, an output device, a memory device, and a processor device coupled to the input, output, and memory devices, at least one of the input, output, memory, and processor devices including an integrated circuit integrated circuit package comprising:

a package body;

an integrated circuit die positioned within the package body;

a lead frame including a plurality of leads having portions enclosed within the package body that connect to the integrated circuit die, the plurality of leads having portions enclosed within the package body forming an area; and

an electrically conductive heat sink positioned at least partially within the package body with a surface of a first portion of the heat sink facing the lead frame in close proximity to a substantial part of the enclosed portion of at least eighty percent of the area formed by the plurality of leads of the lead frame having portions enclosed within the package body forming an area and having a die-attach area on the surface of the first portion of the heat sink attached to the integrated circuit die, a second portion of the heat sink being opposite the die-attach area and projecting away from the first portion of the heat sink and the integrated circuit die.

23. (Previously Amended) A lead frame assembly comprising:

a lead frame; and

a heat sink positioned with a surface thereof in a substantially mutually parallel and co-extensive relationship with, and in close but electrically insulated proximity to, the lead frame.

24. (Three Times Amended) An integrated circuit integrated circuit package comprising:

- 535a
- 104
- a package body;
 - an integrated circuit die positioned within the package body;
 - a lead frame including a plurality of leads having portions enclosed within the package body that connect to the integrated circuit die, the plurality of leads having portions enclosed within the package body forming an area; and
 - an electrically conductive heat sink positioned at least partially within the package body with a vertically extending columnar portion surrounded by a horizontally extending skirt portion having a lead frame attachment surface proximate a die-attach surface substantially vertically aligned with the columnar portion, the lead frame attachment surface being attached to the lead frame and extending in close proximity to a substantial part of the enclosed portions of at least eighty percent of the area formed by the plurality of leads of the lead frame having portions enclosed within the package body, the die-attach surface being attached to the integrated circuit die.

25. (Three Times Amended) An integrated circuit integrated circuit package comprising:

- an integrated circuit die;
- a lead frame including a plurality of leads having portions that are connected to the integrated circuit die, the plurality of leads forming an area; and
- an electrically conductive heat sink positioned having a surface of a first portion of the heat sink facing the lead frame in close proximity to a substantial part of an enclosed portion of at least eighty percent of the area formed by the plurality of leads of the lead frame and with a die-attach area on the surface of the first portion of the heat sink attached to the integrated circuit die, a second portion of the heat sink projecting away from the first portion of the heat sink under the die-attach area and the integrated circuit die, the heat sink coupled to one of a signal voltage and a reference voltage for the heat sink to operate

5/26/2
respectively as a signal plane and a ground plane for the plurality of leads of the lead frame.

26. (Twice Amended) The integrated circuit package of claim 25, further comprising a package body.

27. (Twice Amended) The integrated circuit package of claim 26, wherein the package body includes one of a transfer molded plastic package body and a preformed ceramic package body.

28. (Twice Amended) The integrated circuit package of claim 25, wherein the integrated circuit die includes one of a Dynamic Random Access Memory integrated circuit die, a Static Random Access Memory integrated circuit die, a Synchronous Dynamic Random Access Memory integrated circuit die, a Sequential Graphics Random Access Memory integrated circuit die, a flash Electrically Erasable Programmable Read-Only Memory integrated circuit die, and a processor integrated circuit die.

29. (Twice Amended) The integrated circuit package of claim 25, wherein the lead frame includes one of a peripheral-lead finger lead frame, a Leads Over Chip lead frame, and a Leads Under Chip lead frame.

31. (Twice Amended) The integrated circuit package of claim 25, wherein the heat sink is coupled to the reference voltage through one of a wirebond, a conductive adhesive, and a welded connection.

32. (Amended) The integrated circuit package of claim 25, wherein the heat sink is electrically isolated from the lead frame.

33. (Amended) The integrated circuit package of claim 26, wherein the heat sink is positioned only partially within the package body.

34. (Twice Amended) The integrated circuit package of claim 26, wherein the heat sink is coupled to a printed circuit board outside the package body and is thereby coupled to one of a signal voltage and a reference voltage so the heat sink operates respectively as a signal plane and a ground plane for the plurality of leads of the lead frame.

35. (Amended) The integrated circuit package of claim 34, wherein the second portion of the heat sink projects substantially to one of a top and a bottom of the package body.

36. (Twice Amended) The integrated circuit package of claim 26, wherein the heat sink is positioned within the package body with the surface of its first portion in close proximity to substantially all of the enclosed portion of each of the plurality of leads of the lead frame.

37. (Amended) The integrated circuit package of claim 26, wherein the heat sink is positioned within the package body with its first portion extending substantially to at least one side of the package body.

39. (Amended) The integrated circuit package of claim 25, wherein the first and second portions of the heat sink are integral with one another.

40. (Amended) The integrated circuit package of claim 25, wherein the first and second portions of the heat sink comprise separate parts.

41. (Amended) The integrated circuit package of claim 25, wherein the heat sink comprises a plurality of parts, each forming a portion of both the first and second portions of the heat sink.

42. (Amended) The integrated circuit package of claim 25, wherein the surface of the first portion of the heat sink includes a recess in which the die-attach area is located.

43. (Amended) The integrated circuit package of claim 25, wherein the heat sink has locking holes therein for locking the heat sink in the integrated circuit package.

44. (Amended) The integrated circuit package of claim 25, further comprising an adhesive attaching the lead frame to the heat sink.

45. (Amended) The integrated circuit package of claim 25, wherein the integrated circuit package comprises one of a Vertical Surface Mount Package, a Small Outline J-lead package, a Thin Small Outline Package, a Quad Flat Pack, and a Thin Quad Flat Pack.

REMARKS

Claims 1 through 4, 6 through 12, 14 through 29, 31 through 37 and 39 through 45 are currently pending in the application.

This amendment is in response to the Communication of March 15, 2002.

The Amendment filed November 5, 2001 was objected to under 37 C.F.R. § 1.121 in the Communication.

Claims 2 through 4 and 27 through 29 were rejected under 35 U.S.C. § 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventors, at the time the application was filed, had possession of the claimed invention.

Claims 1 through 4, 6, 8 through 12, 14 through 20, 22, 24 through 29, 31, 33 through 37 and 39 through 45 were rejected under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which Applicants regard as the invention.

Claims 1, 2, 4, 6, 8 through 12, 14 through 20, 24 through 27, 29, 31, 33 through 37 and 39 through 45 were rejected under 35 U.S.C. § 102(b) as being anticipated by Marrs (U.S. Patent 5,701,034) or, in the alternative, under 35 U.S.C. § 103(a) as obvious over Marrs.

Claims 3, 22 and 28 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Marrs as applied to claims 1, 2, 4 through 6, 8 through 20, 24 through 27, 29 through 31 and 33 through 45, and further in combination with Wark (U.S. Patent 5,696,031).

Applicants have amended the presently claimed invention of claims 2 through 4 and 27 through 29 to eliminate any reference to any element of the claimed invention "consisting of". Therefore, no new matter under 35 U.S.C. § 132 has been introduced into the application.

Similarly, since Applicants have accordingly amended the claimed invention to eliminate any such language, the presently claimed invention particularly points out and distinctly claims the subject matter of the invention to comply with the provisions of 35 U.S.C. § 112. More

specifically, Applicants have deleted all parenthetical expressions from the claims and have provided antecedent basis for the language "the area".

Therefore, presently amended claims 1 through 4, 6, 8 through 12, 14 through 20, 22, 24 through 29, 31, 33 through 37 and 39 through 45 are allowable under the provisions of 35 U.S.C. § 112.

After carefully considering the cited prior art, the rejections, and the Examiner's comments, Applicants have previously amended the claimed invention to clearly distinguish over the cited prior art.

Applicants submit that a claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference. *Verdegaal Brothers v. Union Oil Co. of California*, 2 USPQ2d 1051, 1053 (Fed. Cir. 1987). The identical invention must be shown in as complete detail as is contained in the claim. *Richardson v. Suzuki Motor Co.*, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989).

Applicants further submit that to establish a *prima facie* case of obviousness under 35 U.S.C. § 103 three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Third, the cited prior art reference must teach or suggest all of the claim limitations. Furthermore, the suggestion to make the claimed combination and the reasonable expectation of success must both be found in the prior art, and not based on Applicants' disclosure.

Turning to the Marrs reference, packaged semiconductor die 101 is connected to the leads 102 of a lead frame having a heat sink 110 underlying both portions of the leads of the lead frame and the die having one or more conductive layers 206 used as a ground plane, power plane, or for signal routing.

Applicants have previously amended claims 1, 2, 4 through 6, 8 through 20, 24 through 27, 29 through 31, and 33 through 45 to clearly distinguish over the Marrs reference under 35

U.S.C. § 102. As presently amended, independent claims 1, 22, 24, and 25 have been amended to include the element of the invention calling for “an electrically conductive heat sink positioned at least partially within the package body with a surface of a first portion of the heat sink facing the lead frame in close proximity to a substantial part of the enclosed portion of at least eighty percent of the area of [each of] the plurality of leads of the lead frame and with a die-attach area on the surface of the first portion of the heat sink attached to the IC die”

Applicants submit that the Marrs reference does not and cannot anticipate the presently claimed invention of independent claims 1, 22, 24, and 25 as the element of the claimed invention calling for “an electrically conductive heat sink positioned at least partially within the package body with a surface of a first portion of the heat sink facing the lead frame in close proximity to a substantial part of the enclosed portion of at least eighty percent of the area of each of the plurality of leads of the lead frame and with a die-attach area on the surface of the first portion of the heat sink attached to the IC die” is not, either expressly or inherently, described in as complete detail as is contained in the claimed invention in the Marrs reference.

Therefore, independent claims 1, 22, 24, and 25 are allowable as well as the dependent claims therefrom over the cited prior art under 35 U.S.C. § 102.

For the reasons set forth above regarding rejection of the claimed invention of independent claims 1, 22, 24, and 25 as well as the dependent claims therefrom over the Marrs reference under 35 U.S.C. § 103, Applicants submit that the Marrs reference does not establish a *prima facie* case of obviousness because, at the very least, the Marrs reference does not teach or suggest all the claim limitations of the claimed invention. More specifically, the Marrs reference does not teach or suggest the claim limitations such as those calling for “an electrically conductive heat sink positioned at least partially within the package body with a surface of a first portion of the heat sink facing the lead frame in close proximity to a substantial part of the enclosed portion of at least eighty percent of the area of each of the plurality of leads of the lead frame and with a die-attach area on the surface of the first portion of the heat sink attached to the IC die”

Applicants submit that the Marrs reference does not and cannot establish a *prima facie* case of obviousness under 35 U.S.C. § 103 of amended independent claims 1, 22, 24, and 25 as the claim limitation calling for “an electrically conductive heat sink positioned at least partially within the package body with a surface of a first portion of the heat sink facing the lead frame in close proximity to a substantial part of the enclosed portion of at least eighty percent of the area of the plurality of leads of the lead frame having portions enclosed within the package body and with a die-attach area on the surface of the first portion of the heat sink attached to the IC die” is neither taught nor suggested in the Marrs reference, at the very least.

Therefore, independent claims 1, 22, 24, and 25 are allowable as well as the dependent are clearly allowable over the Marrs reference under 35 U.S.C. § 103.

Turning to the Wark reference, a multi-chip module used in conjunction with a processor, an input device, and an output device.

Regarding the rejection of claims 3, 22, and 28 under 35 U.S.C. § 103, Applicants submit that neither the Marrs reference, nor the Wark reference, nor any combination of the Marrs reference and the Wark reference teach or suggest the limitations of the presently claimed invention calling for “an electrically conductive heat sink positioned at least partially within the package body with a surface of a first portion of the heat sink facing the lead frame in close proximity to a substantial part of the enclosed portion of at least eighty percent of the area of the plurality of leads of the lead frame having portions enclosed within the package body and with a die-attach area on the surface of the first portion of the heat sink attached to the IC die”

Furthermore, Applicants submit that any rejection of the presently claimed invention based upon any combination of the Marrs reference and the Wark reference would be a hindsight reconstruction of the claimed invention based solely upon the Applicants’ disclosure as the cited prior art fails to teach or suggest all the elements and limitations of the presently claimed invention. Such a rejection is neither contemplated by nor within the ambit of 35 U.S.C. § 103 and, clearly, improper.


Therefore, the cited prior art does not and cannot establish a *prima facie* case of obviousness under 35 U.S.C. § 103 regarding the presently claimed invention.

Accordingly, claims 3, 22, and 28 are allowable over the cited prior art under 35 U.S.C. § 103.

In summary, Applicants submit that claims 1 through 4, 6, 8 through 12, 14 through 20, 22, 24 through 29, 31, 33 through 37, and 39 through 45 are clearly allowable over the cited prior art and clearly comply with the provisions of 35 U.S.C. § 112. Additionally, Applicants submit that claims 7 and 32 are allowable as depending from allowable independent claims.

Applicants request the entry of this amendment, the allowance of claims 1 through 4, 6, 7, 8 through 12, 14 through 20, 22, 24 through 29, 31, 32, 33 through 37, and 39 through 45, and the case passed for issue.

Respectfully submitted,



James R. Duzan
Attorney for Applicants
Registration No. 28,393
TRASKBRITT, PC
P.O. Box 2550
Salt Lake City, Utah 84110
(801) 532-1922

Date: April 2, 2002

JRD/sls:djp

Enclosure: Version with Markings to Show Changes Made

N:\2269\3056.1\Amendment 5.wpd